96-09-00

PTO/SB/05 (1/98) Approved for use through 09/30/2000 OMB 0551-0032 Patent and Trademark Office. U.S. DEPARTMENT OF COMMERCE Please type a plus sign (+) inside this box → | + | Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number Attorney Docket No. 4101US (99-0572) UTILITY First Inventor or Application Identifier | Salman Akram PATENT APPLICATION STRUCTURES FOR STABILIZING SEMICONDUCTOR DEVICES RELATIVE TO TEST SUBS AND METHODS FOR FABRICATING THE STABILIZERS **TRANSMITTAL** EL500248873US Only for new nonprovisional applications under 37 CFR 1.53(b) Express Mail Label No. Assistant Commissioner for Patents APPLICATION ELEMENTS ADDRESS TO: **Box Patent Application** See MPEP chapter 600 concerning utility patent application contents. Washington, DC 20231 Fee Transmittal Form (e.g., PTO/SB/17) Microfiche Computer Program (Appendix) 6. (Submit an original, and a duplicate for fee processing) 7. Nucleotide and/or Amino Acid Sequence Submission Specification Total Pages Χ 2. (if applicable, all necessary) (preferred arrangement set forth below) - Descriptive title of the Invention Computer Readable Copy - Cross References to Related Applications Paper Copy (identical to computer copy) - Statement Regarding Fed sponsored R & D - Reference to Microfiche Appendix Statement verifying identity of above copies C. - Background of the Invention - Brief Summary of the Invention ACCOMPANYING APPLICATION PARTS - Brief Description of the Drawings (if filed) Assignment Papers (cover sheet & document(s)) 8 Х - Detailed Description 37 C.F.R.§3.73(b) Statement - Claim(s) Х 9. Power of Attorney Χ (when there is an assignee) - Abstract of the Disclosure English Translation Document (if applicable) 10. Drawing(s) (35 U.S.C. 113) Total Sheets 10 Χ Copies of IDS Information Disclosure 11 Statement (IDS)/PTO-1449 Citations 4. Oath or Declaration [Total Pages 12. Preliminary Amendment Newly executed (original or copy) Χ Copy from a prior application (37 C.F.R. § 1.63(d))
(for continuation/divisional with Box 17 completed)
[Note Box 5 below] Return Receipt Postcard (MPEP 503) 13. (Should be specifically itemized) Small Entity Statement filed in prior application, DELETION OF INVENTOR(S) 14 Statement(s) Status still proper and desired Signed statement attached deleting (PTO/SB/09-12) inventor(s) named in the prior application, Certified Copy of Priority Document(s) 15. see 37 C.F R. §§ 1.63(d)(2) and 1.33(b). (if foreign priority is claimed) Incorporation By Reference (useable if Box 4b is checked) Other. The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 4b, is * A new statement is required to be entitled to pay small entity fees, except considered to be part of the disclosure of the accompanying where one has been filed in a prior application and is being relied upon application and is hereby incorporated by reference therein. 17. If a CONTINUING APPLICATION, check appropriate box, and supply the requisite information below and in a preliminary amendment of prior application No Continuation-in-part (CIP) Continuation Divisional Group / Art Unit. Prior application information. Examiner CORRESPONDENCE ADDRESS Correspondence address below Customer Number or Bar Code Label (Insert Customer No. or Attach bar code label here) Brick G. Power Name Trask Britt

(801)531-9168 Telephone (801)532-1922 Country U.S.A Registration No. (Attorney/Agent) Name (Print/Type) 38,581 Date 06/08/00 Signature

Utah

State

Zıp Code

P.O. Box 2550

Salt Lake City

Address

City

Burden Hour Statement. This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231 DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS SEND TO Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231

NOTICE OF EXPRESS MAILING

Express Mail Mailing Label Number: <u>EL500248873US</u>

Date of Deposit with USPS: <u>June 8, 2000</u>

Person mailing Deposit: <u>Jared Turner</u>

APPLICATION FOR LETTERS PATENT

for

STRUCTURES FOR STABILIZING SEMICONDUCTOR DEVICES RELATIVE TO TEST SUBSTRATES AND METHODS FOR FABRICATING THE STABILIZERS

Inventor: Salman Akram

Attorneys:
Brick G. Power
Registration No. 38,581
Joseph A. Walkowski
Registration No. 28,765
TRASK BRITT
P.O. Box 2550
Salt Lake City, Utah 84110
(801) 532-1922

10

15

20

25

30

STRUCTURES FOR STABILIZING SEMICONDUCTOR DEVICES RELATIVE TO TEST SUBSTRATES AND METHODS FOR FABRICATING THE STABILIZERS

BACKGROUND OF THE INVENTION

Field of the Invention

The present invention relates generally to structures for stabilizing a semiconductor device, such as a chip scale package (CSP) or a semiconductor die, upon a test substrate. The present invention also relates to methods of fabricating such stabilizers. More specifically, the invention pertains to stereolithographically formed stabilizers and to the use of stereolithographic methods to fabricate the stabilizers.

State of the Art

Semiconductor Devices and Chip Scale Packages

Semiconductor devices of a leads over chip (LOC) configuration, as well as flip-chip type or configuration, including chip scale packages (CSPs), are widely used in the electronics industry. The electrical characteristics of semiconductor devices are typically tested by placing a semiconductor device face-down on a test substrate to establish an electrical connection between contact pads on a surface of the semiconductor device and corresponding test pads of the test substrate. The test pads of the test substrate are arranged in a mirror image to the corresponding contact pads on the semiconductor device. Conductive structures, typically solder bumps, conductive pillars, conductor-filled epoxy, or z-axis conductive elastomer, are sometimes applied to and protrude from the contact pads of the tested semiconductor device prior to testing of the semiconductor device. Conductive structures facilitate desired communication between the contact pads of the semiconductor device and the corresponding test pads of the test substrate and may also be employed later to effect a permanent connection to a carrier substrate.

When the contact pads are concentrated over a small area of the semiconductor device, such as in one or more centrally located rows (e.g., LOC-type dice) or adjacent a single edge of the semiconductor device, or are not positioned over a large enough area of

10

15

20

25

30

the semiconductor device that conductive structures secured thereto will support the semiconductor device in face-down orientation on a test substrate, conductive structures that protrude from the contact pads may lend to instability as the semiconductor device is disposed on a test substrate. Consequently, a semiconductor device with contact pads concentrated over a relatively small area thereof is prone to being tipped or tilted from a plane that is substantially parallel to the plane of the test substrate.

FIG. 1 illustrates a semiconductor device 200 having two centrally located rows of contact pads 202 on a surface 204 thereof. The two rows of contact pads 202 are located between opposite side edges 226 and 228 of semiconductor device 200 and extend generally parallel to side edges 226 and 228.

In FIG. 2, semiconductor device 200 is illustrated as being assembled with a test substrate 210. Test substrate 210 has test pads 230 exposed at a surface 214 thereof. When semiconductor device 200 is invertedly assembled with test substrate 210, contact pads 202 are aligned with their corresponding test pads 230. Contact pads 202 are typically temporarily connected to their corresponding test pads 230 by way of conductive structures disposed between contact pads 202 and test pads 230. The conductive structures illustrated in FIGs. 1-4 are solder bumps 220. Typically, solder bumps 220 are joined to contact pads 202 and contact test pads 230 as semiconductor device 200 is inverted relative to test substrate 210. In many test processes, semiconductor device 200 is biased toward test substrate 210 to ensure that the conductive structures contact their corresponding test pads 230. Test pads 230 communicate with known testing equipment and, thereby, facilitate the analysis of semiconductor device 200 by such testing equipment.

As noted previously and illustrated in FIG. 3, since contact pads 202 are arranged on surface 204 in centrally located rows, when semiconductor device 200 is assembled with test substrate 210, semiconductor device 200 may tip or tilt relative to test substrate 210. When tipping or tilting occurs, if the angle at which semiconductor device 200 tips or tilts relative to test substrate 210 is great enough, contact pads 202 in one of the rows can be lifted off of test pads 230, breaking electrical connections therebetween. In addition, if semiconductor device 200 tips or tilts too much relative to

10

15

20

25

test substrate 210, semiconductor device 200 may contact test substrate 210 and thereby cause an electrical short to occur.

FIG. 4 illustrates that the same problems can occur with a semiconductor device 200' having only a single, centrally located row of contact pads 202. While tipping or tilting of semiconductor device 200' does not lift a row of solder bumps 220 from test pads 230 of test substrate 210, semiconductor device 200' can nonetheless undesirably contact test substrate 210.

Moreover, the compressive forces that may be applied to semiconductor device 200 during testing thereof may overly stress and damage semiconductor device 200.

Thus, it is apparent that a need exists for a method and apparatus for stabilizing the assembly of a semiconductor device with contact pads and conductive structures concentrated in a relatively small area thereof and/or conductive structures in an inherently unstable arrangement, such as a LOC-type semiconductor die or a chip scale package, with a test substrate.

Stereolithography

In the past decade, a manufacturing technique termed "stereolithography", also known as "layered manufacturing", has evolved to a degree where it is employed in many industries.

Essentially, stereolithography as conventionally practiced involves utilizing a computer to generate a three-dimensional (3-D) mathematical simulation or model of an object to be fabricated, such generation usually effected with 3-D computer-aided design (CAD) software. The model or simulation is mathematically separated or "sliced" into a large number of relatively thin, parallel, usually vertically superimposed layers, each layer having defined boundaries and other features associated with the model (and thus the actual object to be fabricated) at the level of that layer within the exterior boundaries of the object. A complete assembly or stack of all of the layers defines the entire object, and surface resolution of the object is, in part, dependent upon the thickness of the layers.

10

15

20

25

30

The mathematical simulation or model is then employed to generate an actual object by building the object, layer by superimposed layer. A wide variety of approaches to stereolithography by different companies has resulted in techniques for fabrication of objects from both metallic and non-metallic materials. Regardless of the material employed to fabricate an object, stereolithographic techniques usually involve disposition of a layer of unconsolidated or unfixed material corresponding to each layer within the object boundaries, followed by selective consolidation or fixation of the material to at least a partially consolidated, or semi-solid, state in those areas of a given layer corresponding to portions of the object, the consolidated or fixed material also at that time being substantially concurrently bonded to a lower layer of the object to be fabricated. The unconsolidated material employed to build an object may be supplied in particulate or liquid form, and the material itself may be consolidated or fixed or a separate binder material may be employed to bond material particles to one another and to those of a previously-formed layer. In some instances, thin sheets of material may be superimposed to build an object, each sheet being fixed to a next lower sheet and unwanted portions of each sheet removed, a stack of such sheets defining the completed object. When particulate materials are employed, resolution of object surfaces is highly dependent upon particle size, whereas when a liquid is employed, surface resolution is highly dependent upon the minimum surface area of the liquid which can be fixed and the minimum thickness of a layer that can be generated. Of course, in either case, resolution and accuracy of object reproduction from the CAD file is also dependent upon the ability of the apparatus used to fix the material to precisely track the mathematical instructions indicating solid areas and boundaries for each layer of material. Toward that end, and depending upon the layer being fixed, various fixation approaches have been employed, including particle bombardment (electron beams), disposing a binder or other fixative (such as by ink-jet printing techniques), or irradiation using heat or specific wavelength ranges.

An early application of stereolithography was to enable rapid fabrication of molds and prototypes of objects from CAD files. Thus, either male or female forms on which mold material might be disposed might be rapidly generated. Prototypes of objects might

be built to verify the accuracy of the CAD file defining the object and to detect any design deficiencies and possible fabrication problems before a design was committed to large-scale production.

In more recent years, stereolithography has been employed to develop and refine object designs in relatively inexpensive materials, and has also been used to fabricate small quantities of objects where the cost of conventional fabrication techniques is prohibitive for same, such as in the case of plastic objects conventionally formed by injection molding. It is also known to employ stereolithography in the custom fabrication of products generally built in small quantities or where a product design is rendered only once. Finally, it has been appreciated in some industries that stereolithography provides a capability to fabricate products, such as those including closed interior chambers or convoluted passageways, which cannot be fabricated satisfactorily using conventional manufacturing techniques. It has also been recognized in some industries that a stereolithographic object or component may be formed or built around another, pre-existing object or component to create a larger product.

However, to the inventor's knowledge, stereolithography has yet to be applied to mass production of articles in volumes of thousands or millions, or employed to produce, augment or enhance products including other, pre-existing components in large quantities, where minute component sizes are involved, and where extremely high resolution and a high degree of reproducibility of results is required. In particular, the inventor is not aware of the use of stereolithography to fabricate stabilizer or stabilization structures for use on semiconductor devices, such as flip-chip type semiconductor devices or ball grid array packages. Furthermore, conventional stereolithography apparatus and methods fail to address the difficulties of precisely locating and orienting a number of pre-existing components for stereolithographic application of material thereto without the use of mechanical alignment techniques or to otherwise assuring precise, repeatable placement of components.

SUMMARY OF THE INVENTION

The present invention includes stabilizers, which are also referred to herein as support structures or as outriggers, that stabilize a semiconductor device when the semiconductor device is temporarily disposed upon a test substrate. Stabilizers incorporating teachings of the present invention are particularly useful for testing semiconductor devices having contact pads that are arranged in a manner that, when conductive structures are secured to the contact pads, the conductive structures will not prevent the semiconductor device from tilting or tipping. Such tilting or tipping can occur, for example, when the contact pads of the semiconductor devices and, thus, the conductive structures protruding therefrom, are concentrated in a small area (e.g., less than half) of the semiconductor device active surface, or are otherwise located in a pattern susceptible to tilting. Examples of semiconductor devices having concentrated contact pads include, without limitation, LOC-type semiconductor dice, the contact pads, or bond pads, of which are positioned in one or more centrally located rows, and semiconductor devices having contact pads disposed adjacent only a single edge thereof.

Stabilizers incorporating teachings of the present invention are preferably configured to, along with the conductive structures protruding from a semiconductor device, stabilize a semiconductor device as it is disposed face-down upon a test substrate. In addition, the stabilizers of the present invention preferably maintain a substantially parallel relation between a test substrate and a semiconductor device to be disposed thereon. Moreover, the stabilizers may serve to limit stress on the semiconductor device during testing by "bottoming out" the semiconductor device as a compressive force is applied thereto. The stabilizers of the present invention may be configured as linear structures of substantially uniform height or as columns, bumps, or structures of other shapes that have substantially uniform heights.

In order to permit the connection of contact pads of the semiconductor device with corresponding test pads of the test substrate, the distance the stabilizers protrude from the semiconductor device or from the test substrate is preferably less than or equal to the distance that a conductive structure, such as a conductive bump, ball, or pillar, will extend between the plane of a surface of the semiconductor device and the plane of the

25

5

10

facing surface of the test substrate upon which the semiconductor device is to be disposed.

The stabilizers are preferably positioned on the semiconductor device or the test substrate so as to, in combination with any conductive structures protruding from the semiconductor device, stabilize the semiconductor device upon the test substrate without interfering with electrical connections between the semiconductor device and the test substrate. For example, the stabilizers can be positioned at or near the corners of the surface of the semiconductor device, at or near the edges of the semiconductor device, or in an array over the surface of the semiconductor device. The stabilizers can also be positioned on the test substrate a locations thereof that correspond to the corners or opposing edges of a semiconductor device to be disposed thereon.

The stabilizers can be secured to one or both of the semiconductor device to be tested and the test substrate. For example, the stabilizers can be fabricated directly on the semiconductor device or the test substrate or fabricated separately therefrom, then positioned in desired locations on the surface of the semiconductor device or test substrate and secured thereto. When the stabilizers of the present invention are fabricated on a semiconductor die or a test substrate fabricated on a layer of semiconductive material, the stabilizers can be fabricated on a single die, a collection of individual, singulated dice, or on a wafer including a plurality of unsingulated dice. The stabilizers can similarly be fabricated on other substrates either singly or collectively.

The stabilizers of the invention can be made by various known methods for fabricating features of semiconductor devices. By way of example and not limitation, mask and etch processes may be used to fabricate the stabilizers on a substrate (e.g., a semiconductor die, a semiconductor test substrate, a wafer including multiple dice or test substrates, or another substrate) from dielectric materials, photoresist material can be patterned to form the stabilizers, or the stabilizers can be die cut from a layer of dielectric material. In a preferred embodiment of the invention, stereolithography, or layered manufacturing, processes are employed to fabricate the stabilizers.

The present invention preferably employs computer-controlled, 3-D CAD initiated, stereolithography techniques to fabricate the stabilizers of the present invention.

10

15

20

25

When stereolithographic processes are employed, the stabilizers may each be formed as either a single layer or a series of superimposed, contiguous, mutually adhered layers of material.

When the stabilizers are fabricated directly on a semiconductor device or test substrate by use of stereolithography, the stabilizers may be fabricated to extend to a given plane regardless of any irregularities on or nonplanarity of the surface of the semiconductor device on which the stabilizers are fabricated.

The stereolithographic method of fabricating the stabilizers of the present invention preferably includes the use of a machine vision system to locate the semiconductor devices or test substrates on which the stabilizers are to be fabricated, as well as the features or other components on or associated with the semiconductor devices or test substrates (e.g., solder bumps, contact pads, conductor traces, etc.). A machine vision system is preferably used to direct the alignment of a stereolithography system with each semiconductor device or test substrate for material disposition purposes. Accordingly, the semiconductor devices or test substrates need not be precisely mechanically aligned with respect to any component of the stereolithography system to practice the stereolithographic embodiment of the method of the present invention.

In a preferred embodiment, the stabilizers to be fabricated upon or positioned upon and secured to a semiconductor device or a test substrate in accordance with the invention are fabricated using precisely focused electromagnetic radiation in the form of an ultraviolet (UV) wavelength laser under control of a computer and responsive to input from a machine vision system, such as a pattern recognition system, to fix or cure selected regions of a layer of a liquid photopolymer material disposed on the substrate.

Other features and advantages of the present invention will become apparent to those of skill in the art through consideration of the ensuing description, the accompanying drawings, and the appended claims.

10

15

20

25

BRIEF DESCRIPTION OF THE DRAWINGS

The accompanying drawings illustrate exemplary embodiments of the invention, wherein some dimensions may be exaggerated for the sake of clarity, and wherein:

- FIG. 1 is an enlarged perspective partial view of a semiconductor device positioned above a test substrate upon which the semiconductor device is to be disposed in a face-down orientation;
- FIG 2 is a cross-sectional view of an assembly including a semiconductor device disposed on a test substrate in a face-down orientation;
- FIG. 3 is a cross-sectional view of the assembly of FIG. 2, with the semiconductor device being tipped or tilted relative to the test substrate;
- FIG. 4 is a cross-sectional view of an assembly including another semiconductor device disposed on a test substrate in a face-down orientation, with the semiconductor device being tipped or tilted relative to the test substrate;
- FIG. 5 is an enlarged partial perspective assembly view of a semiconductor device having stabilizers on a surface thereof, the semiconductor device being disposed on a test substrate in a face-down orientation;
- FIG. 6 is a cross-sectional view of an assembly with a semiconductor device disposed on a test substrate in a face-down orientation, the semiconductor device including stabilizers to support the semiconductor device on the test substrate;
- FIG. 6A is a cross-sectional view of an assembly with a semiconductor device disposed on a test substrate in a face-down orientation, the test substrate including stabilizers to support the semiconductor device thereon;
- FIG. 6B is a cross-sectional view of an assembly with a semiconductor device disposed on a test substrate in a face-down orientation, the test substrate and semiconductor device each including stabilizers to support the semiconductor device on the test substrate:
 - FIGs. 7(A)-7(H) are partial perspective views of differently configured stabilizers;
- FIGs. 8-15 are plan views of semiconductor devices depicting exemplary locations of stabilizers relative to the surfaces thereof;

10

15

20

FIG. 16 is a perspective view of a portion of a semiconductor wafer having a plurality of semiconductor devices thereon, illustrating stabilizers being secured to the surfaces of the semiconductor devices at the wafer level;

FIG. 17 is a schematic representation of an exemplary stereolithography apparatus that can be employed in the method of the present invention to fabricate the stabilizers of the present invention;

FIG. 18 is a partial cross-sectional side view of a semiconductor device or test substrate disposed on a platform of a stereolithographic apparatus for the formation of stabilizers on the semiconductor device or test substrate; and

FIG. 19 is a plan view of a ball grid array type substrate, including conductive structures protruding from a surface thereof and stabilizers positioned on the surface.

DETAILED DESCRIPTION OF THE INVENTION Stabilizers

FIGs. 5 and 6 illustrate the disposal of a semiconductor device 10 on a test substrate 20 for testing, with semiconductor device 10 being disposed on test substrate 20 in a face-down, or inverted, orientation. Accordingly, semiconductor device 10 may be a LOC-configured semiconductor die, a chip scale package, or any other type of semiconductor device that can be similarly tested.

As depicted in FIG. 5, semiconductor device 10 has four stabilizers 50 protruding from a surface 14 thereof. Stabilizers 50, which are also referred to herein as support structures or outriggers, preferably protrude substantially equal distances from surface 14 to a common plane.

FIGs. 5 and 6 also illustrate semiconductor device 10 as having conductive structures, or conductors, protruding from contact pads 12, such as the bond pads of a semiconductor die, exposed at surface 14 thereof. The conductive structures are shown as solder bumps 30 secured to contact pads 12. Alternatively, the conductive structures may be any known type of conductive structure, suitably configured as balls, bumps, or pillars. The conductive structures can be formed from any type of conductive material or combination of materials known to be useful as a conductive structure of a semiconductor

30

device, including, without limitation, solders, other metals, metal alloys, conductor filled epoxies, conductive epoxies, and z-axis conductive elastomers. Alternatively, semiconductor device 10 can have bare contact pads 12, which do not have conductive structures, such as solder bumps 30, protruding therefrom.

5

Test substrate 20 has test pads 40 exposed at a surface 24 thereof. Test pads 40 are configured and positioned to contact solder bumps 30 or other conductive structures protruding from contact pads 12 of semiconductor device 10, as shown in FIGs. 5 and 6. When a semiconductor device 10 lacking conductive structures on the contact pads 12 thereof is to be tested by using test substrate 20, conductive structures can alternatively protrude from test pads 40 of test substrate 20 so as to contact the bare contact pads 12 of such a semiconductor device 10.

10

15

With continued reference to FIG. 6, stabilizers 50 that protrude too great a distance 54B from active surface 14 of semiconductor device 10 could prevent shorter conductive structures, such as solder bump 30B, from establishing a reliable electrical connection between a contact pad 12 of semiconductor device 10 and the corresponding test pad 40 of test substrate 20. Thus, stabilizers 50 preferably each extend between the planes of the surfaces 14 and 24 of semiconductor device 10 and test substrate 20 a distance 54 that is less than or equal to the distance 60 that the planes or surfaces 14 and 24 are spaced apart when conductive structures, such as solder bumps 30, connect contact pads 12 to test pads 40. Accordingly, stabilizers 50 will not prevent the shortest conductive structure, such as solder bump 30B, from connecting a contact pad 12 and a test pad 40 upon assembly of semiconductor device 10 with test substrate 20.

j j n 20

While semiconductor device 10 is illustrated in FIG. 5 as having four cylindrical stabilizers 50, one disposed adjacent each corner 42 of surface 14, other numbers, arrangements, and configurations of stabilizers 50 are also within the scope of the present invention. For example, with reference to FIGs. 6A and 6B, stabilizers 50 can alternatively be secured to test substrate 20 or to both test substrate 20 and semiconductor device 10.

25

Referring again to FIG. 6, when semiconductor device 10 and substrate 20 are assembled, a contact surface 52 of each stabilizer 50 on semiconductor device 10 or test

10

15

20

25

substrate 20 abuts or is positioned in close proximity to the facing surface 24, 14 of the other of test substrate 20 or semiconductor device 10, respectively. As is known in the art, compressive forces may be applied to semiconductor device 10 or test substrate 20 during assembly, while semiconductor device 10 is being tested, or during disassembly. Accordingly, contact surface 52 and the portion of each stabilizer 50 contacting surface 14 or 24 are preferably sized and configured to spread or distribute any compressive forces that may be applied to semiconductor device 10 or to test substrate 20 over relatively large areas of semiconductor device 10 and test substrate 20. By spreading such compressive forces over larger areas of semiconductor device 10 or test substrate 20 that could otherwise be caused by such compressive forces can be prevented. Stabilizers 50 can also be arranged or positioned so as to minimize the likelihood that compressive forces on semiconductor device 10 or test substrate 20.

In addition, stabilizers 50 are configured to have sufficient strength and rigidity to withstand the assembly of semiconductor device 10 with test substrate 20, the testing of semiconductor device 10 on test substrate 20, and the disassembly of semiconductor device 10 from test substrate 20. When disposed on test substrate 20, stabilizers 50 should withstand repeated series of assembling, testing, and disassembling. When disposed on semiconductor device 10, stabilizers 50 are preferably configured to substantially maintain their configurations, dimensions, strength, and rigidity during any subsequent processing of semiconductor device 10, as well as during normal operation of semiconductor device 10.

In addition, stabilizers 50 are preferably configured to, along with conductive structures (e.g., solder bumps 30) protruding from semiconductor device 10, prevent tipping or tilting of semiconductor device 10 relative to test substrate 20.

Although stabilizers 50 are depicted in FIGs. 5 and 7(H) as each having a cylindrical shape, stabilizers 50 may alternatively be configured as pillars having a rectangular cross-section (FIG. 7(A)), pillars of triangular cross-section (FIG. 7(B)),

10

15

20

25

truncated pyramids (FIG. 7(C)), truncated cones (FIG. 7(D)), truncated curved cones (FIG. 7(E)), and elongated strips (FIGS. 7(F) and 7(G)).

By way of example, and not to limit the scope of the present invention, FIGs. 8-15 illustrate various exemplary arrangements, or footprints, of stabilizers 50 (in phantom) relative to a semiconductor device 10. FIGs. 8-15 thus illustrate exemplary locations at which stabilizers 50 may be positioned upon surface 14 of semiconductor device 10 or where stabilizers 50 located on a test substrate will be located relative surface 14 of semiconductor device 10 upon assembly of semiconductor device 10 with test substrate 20. Thus, in the ensuing description of FIGs. 8-15, stabilizers 50 are discussed in terms of the position in which they will be located upon disposal of semiconductor device 10 face-down on test substrate 20.

In FIG. 8, two cylindrical stabilizers 50 are positioned to be located at or near adjacent corners 42, and a third stabilizer is positioned to be located proximate the opposite side of semiconductor device 10, between corners 42. In FIG. 9, a stabilizer 50 is positioned to be located at or near each of the four corners 42 of surface 14. FIG. 10 depicts two cylindrical stabilizers 50, which are each positioned to be located adjacent an opposite peripheral edge of semiconductor device 10 on opposite sides of the centrally located rows of solder bumps 30. FIGs. 12 and 13 illustrate stabilizers 50 with generally triangular and generally square cross-sections, respectively, positioned to be located at or proximate to corners 42 of surface 14.

In FIG. 11, four elongated stabilizers 50 are shown, two stabilizers 50 each positioned to be located adjacent to a portion of and parallel with one edge of semiconductor device and the other two stabilizers 50 similarly positioned to be located adjacent to the opposite peripheral edge of semiconductor device 10. FIGs. 14 and 15 illustrate other orientations of elongated stabilizers 50. In FIG. 14, the two elongated stabilizers 50 are positioned to be located adjacent and parallel to opposite peripheral edges of semiconductor device 10. The four elongated stabilizers 50 depicted in FIG. 15 are positioned to extend from a location adjacent corners 42 diagonally toward the center of surface 14 of semiconductor device 10.

10

15

20

25

30

As stabilizers 50 can contact one or both of surface 14 of semiconductor device 10 and surface 24 of substrate 20, stabilizers 50 are preferably fabricated from a dielectric material. In addition, the material from which stabilizers 50 are fabricated may preferably be readily formed to precise dimensions and secured to the surface of either semiconductor device 10 or test substrate 20. Examples of such materials include plastics, photoimageable resins, silicon dioxide, glass (e.g., borophosphosilicate glass ("BPSG"), phosphosilicate glass ("PSG"), borosilicate glass ("BSG")), and silicon nitride.

As shown in FIG. 16, when semiconductor device 10 is a semiconductor die, stabilizers 50 may be fabricated or placed thereon prior to singulating the semiconductor die from a semiconductor wafer 72. As shown, a small portion of a semiconductor wafer 72, bounded by wafer edge 76, comprises a large number of semiconductor devices 10, which will be subsequently singulated, or separated, along scribe lines 74. Each semiconductor device 10 contains electrical circuits which terminate at contact pads 12 exposed at a surface 14 of semiconductor device 10. In FIG. 16, cylindrical stabilizers 50 are positioned on surface 14 adjacent a corner 42 thereof to protrude from surface 14 a distance 54. Stabilizers 50 can similarly be disposed or fabricated on test substrates 20 fabricated from silicon or another a semiconductor substrate prior to singulating test substrates 20 from a wafer.

Methods of Fabricating Stabilizers

Several different processes can be used to fabricate stabilizers 50 in accordance with teachings of the present invention. As an example, stabilizers 50 can be preformed from plastic, epoxy or other resins by known processes, such as by molding or micromachining processes. These stabilizers 50 are then secured to surface 14 of semiconductor device 10 or to surface 24 of test substrate 20 by known processes, such as by the use of adhesive.

As another example, stabilizers 50 can be fabricated on surface 14, 24 of semiconductor device 10 or test substrate 20, respectively, by applying a layer of insulative material onto surface 14, 24 (e.g., by known deposition processes such as

10

15

20

25

30

chemical vapor deposition ("CVD") or spin-on-glass ("SOG") processes) followed by removing unwanted portions of the layer, (e.g., by use of photomask and etch processes).

In yet another example of a method that can be used to fabricate stabilizers 50, a photoresist material is applied to surface 14, 24 of semiconductor device 10 or test substrate 20, respectively. The photoresist is then masked, exposed, and developed to form stabilizers 50 in desired locations on surface 14, 24.

Stereolithographic processes are also useful for fabricating stabilizers 50. When stereolithographic processes are used, stabilizers 50 can have one or more layers of at least partially consolidated material. Stereolithographic processes can be used to fabricate stabilizers 50 in situ on semiconductor device 10 or test substrate 20, or separately therefrom.

Of the above methods, the stereolithographic process is currently the preferred embodiment of the method of the present invention and will, therefore, be discussed at length.

Stereolithography Apparatus and Methods

FIG. 17 schematically depicts various components, and operation, of an exemplary stereolithography apparatus 80 to facilitate the reader's understanding of the technology employed in implementation of the stereolithography embodiment of the method of the present invention, although those of ordinary skill in the art will understand and appreciate that apparatus of other designs and manufacture may be employed in practicing the method of the present invention. The preferred, basic stereolithography apparatus for implementation of the method of the present invention, as well as operation of such apparatus, are described in great detail in United States Patents assigned to 3D Systems, Inc. of Valencia, California, such patents including, without limitation, U.S. Patents 4,575,330; 4,929,402; 4,996,010; 4,999,143; 5,015,424; 5,058,988; 5,059,021; 5,059,359; 5,071,337; 5,076,974; 5,096,530; 5,104,592; 5,123,734; 5,130,064; 5,133,987; 5,141,680; 5,143,663; 5,164,128; 5,174,931; 5,174,943; 5,182,055; 5,182,056; 5,182,715; 5,184,307; 5,192,469; 5,192,559; 5,209,878; 5,234,636; 5,236,637; 5,238,639; 5,248,456; 5,256,340; 5,258,146; 5,267,013; 5,273,691; 5,321,622; 5,344,298; 5,345,391;

10

15

20

25

5,358,673; 5,447,822; 5,481,470; 5,495,328; 5,501,824; 5,554,336; 5,556,590; 5,569,349; 5,569,431; 5,571,471; 5,573,722; 5,609,812; 5,609,813; 5,610,824; 5,630,981; 5,637,169; 5,651,934; 5,667,820; 5,672,312; 5,676,904; 5,688,464; 5,693,144; 5,695,707; 5,711,911; 5,776,409; 5,779,967; 5,814,265; 5,850,239; 5,854,748; 5,855,718; 5,855,836; 5,885,511; 5,897,825; 5,902,537; 5,902,538; 5,904,889; 5,943,235; and 5,945,058. The disclosure of each of the foregoing patents is hereby incorporated herein by this reference.

With reference again to FIG. 17 and as noted above, a 3-D CAD drawing of an object to be fabricated in the form of a data file is placed in the memory of a computer 82 controlling the operation of apparatus 80, if computer 82 is not a CAD computer in which the original object design is effected. In other words, an object design may be effected in a first computer in an engineering or research facility and the data files transferred via wide or local area network, tape, disc, CD-ROM, or otherwise as known in the art to computer 82 of apparatus 80 for object fabrication.

The data is preferably formatted in an STL (for STereoLithography) file, STL being a standardized format employed by a majority of manufacturers of stereolithography equipment. Fortunately, the format has been adopted for use in many solid-modeling CAD programs, so often translation from another internal geometric database format is unnecessary. In an STL file, the boundary surfaces of an object are defined as a mesh of interconnected triangles.

Apparatus 80 also includes a reservoir 84 (which may comprise a removable reservoir interchangeable with others containing different materials) of liquid material 86 to be employed in fabricating the intended object. In the currently preferred embodiment, the liquid is a photo-curable polymer, or "photopolymer", that cures in response to light in the UV wavelength range. The surface level 88 of material 86 is automatically maintained at an extremely precise, constant magnitude by devices known in the art responsive to output of sensors within apparatus and preferably under control of computer 82. A support platform or elevator 90, precisely vertically movable in fine, repeatable increments responsive to control of computer 82, is located for movement downward into and upward out of material 86 in reservoir 84.

10

15

20

25

30

An object may be fabricated directly on platform 90, or on a substrate disposed in platform 90. When the object is to be fabricated on a substrate disposed on platform 90, the substrate may be positioned on platform 90 and secured thereto by way of one or more base supports 122. Such base supports 122 may be fabricated before or simultaneously with the stereolithographic fabrication of one or more objects on platform 90 or a substrate disposed thereon. These supports 122 may support, or prevent lateral movement of, the substrate relative to a surface 100 of platform 90. Supports 122 may also provide a perfectly horizontal reference plane for fabrication of one or more objects thereon, as well as facilitate the removal of a substrate from platform 90 following the stereolithographic fabrication of one or more objects on the substrate. Moreover, where a so-called "recoater" blade 102 is employed to form a layer of material on platform 90 or a substrate disposed thereon, supports 122 can preclude inadvertent contact of recoater blade 102, to be described in greater detail below, with surface 100 of platform 90. Of course, alternative methods and apparatus for securing a substrate to platform 90 and immobilizing the substrate relative to platform 90 may also be used and are within the scope of the present invention.

Apparatus 80 has a UV wavelength range laser plus associated optics and galvanometers (collectively identified as laser 92) for controlling the scan of laser beam 96 in the X-Y plane across platform 90 has associated therewith mirror 94 to reflect beam 96 downwardly as beam 98 toward surface 100 of platform 90. Beam 98 is traversed in a selected pattern in the X-Y plane, that is to say in a plane parallel to surface 100, by initiation of the galvanometers under control of computer 82 to at least partially cure, by impingement thereon, selected portions of material 86 disposed over surface 100 to at least a partially consolidated (e.g., semisolid) state. The use of mirror 94 lengthens the path of the laser beam, effectively doubling same, and provides a more vertical beam 98 than would be possible if the laser 92 itself were mounted directly above platform surface 100, thus enhancing resolution.

Referring now to FIGs. 17 and 18, data from the STL files resident in computer 82 is manipulated to build an object, such as stabilizers 50 illustrated in FIGs. 5-16 and 19 or base supports 122, one layer at a time. Accordingly, the data

10

15

20

25

30

mathematically representing one or more of the objects to be fabricated are divided into subsets, each subset representing a slice or layer of the object. The division of data is effected by mathematically sectioning the 3-D CAD model into at least one layer, a single layer or a "stack" of such layers representing the object. Each slice may be from about 0.0001 to about 0.0300 inch thick. As mentioned previously, a thinner slice promotes higher resolution by enabling better reproduction of fine vertical surface features of the object or objects to be fabricated.

When one or more base supports 122 are to be stereolithographically fabricated, supports 122 may be programmed as a separate STL file from the other objects to be fabricated. The primary STL file for the object or objects to be fabricated and the STL file for base support(s) 122 are merged.

Before fabrication of a first layer for a support 122 or an object to be fabricated is commenced, the operational parameters for apparatus 80 are set to adjust the size (diameter if circular) of the laser light beam used to cure material 86. In addition, computer 82 automatically checks and, if necessary, adjusts by means known in the art, the surface level 88 of material 86 in reservoir 84 to maintain same at an appropriate focal length for laser beam 98. U.S. Patent No. 5,174,931, referenced above and previously incorporated herein by reference, discloses one suitable level control system. Alternatively, the height of mirror 94 may be adjusted responsive to a detected surface level 88 to cause the focal point of laser beam 98 to be located precisely at the surface of material 86 at surface level 88 if level 88 is permitted to vary, although this approach is more complex. Platform 90 may then be submerged in material 86 in reservoir 84 to a depth equal to the thickness of one layer or slice of the object to be formed, and the liquid surface level 88 is readjusted as required to accommodate material 86 displaced by submergence of platform 90. Laser 92 is then activated so laser beam 98 will scan unconsolidated (e.g., liquid or powdered) material 86 disposed over surface 100 of platform 90 to at least partially consolidate (e.g., polymerize to at least a semisolid state) material 86 at selected locations, defining the boundaries of a first layer 122A of base support 122 and filling in solid portions thereof. Platform 90 is then lowered by a distance equal to thickness of second layer 122B, and laser beam 98 scanned to define

and fill in the second layer while simultaneously bonding the second layer to the first. The process may be then repeated, as often as necessary, layer by layer, until base support 122 is completed. Platform 90 is then moved relative to the mirror 94 to form any additional base supports 122 on platform 90 or a substrate disposed thereon or to fabricate objects upon platform 90, base support 122, or a substrate, as provided in the control software. The number of layers required to erect support 122 or one or more other objects to be formed depends upon the height of the object or objects to be formed and the desired layer thickness 108, 110. The layers of a stereolithographically fabricated structure with a plurality of layers may have different thicknesses.

10

15

5

20

25

If a recoater blade 102 is employed, the process sequence is somewhat different. In this instance, surface 100 of platform 90 is lowered into unconsolidated (e.g., liquid) material 86 below surface level 88 a distance greater than a thickness of a single layer of material 86 to be cured, then raised above surface level 88 until platform 90, a substrate disposed thereon, or a structure being formed on platform 90 or a substrate is precisely one layer's thickness below blade 102. Blade 102 then sweeps horizontally over platform 90 or (to save time) at least over a portion thereof on which one or more objects are to be fabricated to remove excess material 86 and leave a film of precisely the desired thickness. Platform 90 is then lowered so that the surface of the film and material level 88 are coplanar and the surface of the unconsolidated material 86 is still. Laser 92 is then initiated to scan with laser beam 98 and define the first layer 130. The process is repeated, layer by layer, to define each succeeding layer 130 and simultaneously bond same to the next lower layer 130 until all of the layers of the object or objects to be fabricated are completed. A more detailed discussion of this sequence and apparatus for performing same is disclosed in U.S. Patent 5,174,931, previously incorporated herein by reference.

As an alternative to the above approach to preparing a layer of material 86 for scanning with laser beam 98, a layer of unconsolidated (e.g., liquid) material 86 may be formed on surface 100 of support platform 90, on a substrate disposed on platform 90, or on one or more objects being fabricated by lowering platform 90 to flood material over surface 100, over a substrate disposed thereon, or over the highest completed layer of the

10

15

20

25

30

object or objects being formed, then raising platform 90 and horizontally traversing a so-called "meniscus" blade horizontally over platform 90 to form a layer of unconsolidated material having the desired thickness over platform 90, the substrate, or each of the objects being formed. Laser 92 is then initiated and a laser beam 98 scanned over the layer of unconsolidated material to define at least the boundaries of the solid regions the next higher layer.

Yet another alternative to layer preparation of unconsolidated (e.g., liquid) material 86 is to merely lower platform 90 to a depth equal to that of a layer of material 86 to be scanned, and to then traverse a combination flood bar and meniscus bar assembly horizontally over platform 90, a substrate disposed on platform 90, or one or more objects being formed to substantially concurrently flood material 86 thereover and to define a precise layer thickness of material 86 for scanning.

All of the foregoing approaches to liquid material flooding and layer definition and apparatus for initiation thereof are known in the art and are not material to practice of the present invention, so no further details relating thereto will be provided herein.

In practicing the present invention, a commercially available stereolithography apparatus operating generally in the manner as that described above with respect to apparatus 80 of FIG. 17 is preferably employed, but with further additions and modifications as hereinafter described for practicing the method of the present invention. For example and not by way of limitation, the SLA-250/50HR, SLA-5000 and SLA-7000 stereolithography systems, each offered by 3D Systems, Inc, of Valencia, California, are suitable for modification. Photopolymers believed to be suitable for use in practicing the present invention include Cibatool SL 5170 and SL 5210 resins for the SLA-250/50HR system, Cibatool SL 5530 resin for the SLA-5000 and 7000 systems, and Cibatool SL 7510 resin for the SLA-7000 system. All of these photopolymers are available from Ciba Specialty Chemicals Corporation.

By way of example and not limitation, the layer thickness of material 86 to be formed, for purposes of the invention, may be on the order of about 0.0001 to 0.0300 inch, with a high degree of uniformity. It should be noted that different material layers may have different heights, so as to form a structure of a precise, intended total height or

10

15

20

25

to provide different material thicknesses for different portions of the structure. The size of the laser beam "spot" impinging on the surface of material 86 cure same may be on the order of 0.001 inch to 0.008 inch. Resolution is preferably ±0.0003 inch in the X-Y plane (parallel to surface 100) over at least a 0.5 inch × 0.25 inch field from a center point, permitting a high resolution scan effectively across a 1.0 inch × 0.5 inch area. Of course, it is desirable to have substantially this high a resolution across the entirety of surface 100 of platform 90 to be scanned by laser beam 98, such area being termed the "field of exposure", such area being substantially coextensive with the vision field of a machine vision system employed in the apparatus of the invention as explained in more detail below. The longer and more effectively vertical the path of laser beam 96/98, the greater the achievable resolution.

Referring again to FIG. 17, it should be noted that apparatus 80 useful in the method of the present invention includes a camera 140 which is in communication with computer 82 and preferably located, as shown, in close proximity to optics and scan controller 94 located above surface 100 of support platform 90. Camera 140 may be any one of a number of commercially available cameras, such as capacitive-coupled discharge (CCD) cameras available from a number of vendors. Suitable circuitry as required for adapting the output of camera 140 for use by computer 82 may be incorporated in a board 142 installed in computer 82, which is programmed as known in the art to respond to images generated by camera 140 and processed by board 142. Camera 140 and board 142 may together comprise a so-called "machine vision system" and, specifically, a "pattern recognition system" (PRS), operation of which will be described briefly below for a better understanding of the present invention. Alternatively, a self-contained machine vision system available from a commercial vendor of such equipment may be employed. For example, and without limitation, such systems are available from Cognex Corporation of Natick, Massachusetts. For example, the apparatus of the Cognex BGA Inspection PackageTM or the SMD Placement Guidance PackageTM may be adapted to the present invention, although it is believed that the MVS-8000TM product family and the Checkpoint® product line, the latter employed in

10

15

20

25

combination with Cognex PatMaxTM software, may be especially suitable for use in the present invention.

It is noted that a variety of machine vision systems are in existence, examples of which and their various structures and uses are described, without limitation, in U.S. Patents 4,526,646; 4,543,659; 4,736,437; 4,899,921; 5,059,559; 5,113,565; 5,145,099; 5,238,174; 5,463,227; 5,288,698; 5,471,310; 5,506,684; 5,516,023; 5,516,026; and 5,644,245. The disclosure of each of the immediately foregoing patents is hereby incorporated by this reference.

Stereolithographic Fabrication of the Stabilizers

In order to facilitate fabrication of one or more stabilizers 50 in accordance with the method of the present invention with apparatus 80, a data file representative of the size, configuration, thickness and surface topography of, for example, a particular type and design of semiconductor device 10 or other substrate upon which one or more stabilizers 50 are to be mounted, is placed in the memory of computer 82. Also, if it is desired that the stabilizers 50 be so positioned on semiconductor device 10 taking into consideration features of test substrate 20 (see FIG. 5), a data file representative of test substrate 20 and the features thereof may be placed in memory.

One or more semiconductor devices 10, test substrates 20, or a wafer 72 (see FIG. 16) including a large number of semiconductor devices 10 or test substrates 20 formed thereon, may be placed on surface 100 of platform 90 for fabrication of stabilizers 50 on one or more semiconductor devices 10 or test substrates 20. If one or more semiconductor devices 10, test substrates 20, or a wafer 72 is to be held on or supported above platform 90 by stereolithographically formed base supports 122, one or more layers of material 86 are sequentially disposed on surface 100 and selectively altered by use of laser 92 to form base supports 122.

Camera 140 is then activated to locate the position and orientation of each semiconductor device 10 or test substrate 20, including those on a wafer 72 (see FIG. 16), upon which stabilizers 50 are to be fabricated. The features of each semiconductor device 10, test substrate 20, or wafer 72 are compared with those in the data file residing

10

15

20

25

30

in memory, the locational and orientational data for each semiconductor device 10 or test substrate 20 then also being stored in memory. It should be noted that the data file representing the design size, shape and topography for each semiconductor device 10 or test substrate 20 may be used at this juncture to detect physically defective or damaged semiconductor devices 10 or test substrates 20 prior to fabricating stabilizers 50 thereon or before conducting further processing or assembly of semiconductor device 10 or test substrate 20. Accordingly, such damaged or defective semiconductor devices 10 or test substrates 20 can be deleted from the process of fabricating stabilizers 50, from further processing, or from assembly with other components. It should also be noted that data files for more than one type (size, thickness, configuration, surface topography) of each semiconductor device 10 or test substrate 20 may be placed in computer memory and computer 82 programmed to recognize not only the locations and orientations of each semiconductor device 10 or test substrate 20, but also the type of semiconductor device 10 or test substrate 20 at each location upon platform 90 so that material 86 may be at least partially consolidated by laser beam 98 in the correct pattern and to the height required to define stabilizers 50 in the appropriate, desired locations on each semiconductor device 10 or test substrate 20.

Continuing with reference to FIGs. 17 and 18, wafer 72 or the one or more semiconductor devices 10 or test substrates 20 on platform 90 may then be submerged partially below the surface level 88 of liquid material 86 to a depth greater than the thickness of a first layer of material 86 to be at least partially consolidated (e.g., cured to at least a semisolid state) to form the lowest layer 130 of each stabilizer 50 at the appropriate location or locations on each semiconductor device 10 or test substrate 20, then raised to a depth equal to the layer thickness, surface 88 of material 86 being allowed to become calm. Photopolymers that are useful as material 86 exhibit a desirable dielectric constant, low shrinkage upon cure, are of sufficient (i.e., semiconductor grade) purity, exhibit good adherence to other semiconductor device materials, and have a sufficiently similar coefficient of thermal expansion (CTE) to the material of the conductive structures (e.g., solder or other metal or metal alloy). As used herein, the term "solder ball" may also be interpreted to encompass conductive or conductor filled epoxy.

Preferably, the CTE of material 86 is sufficiently similar to that of the conductive structures to prevent undue stressing of the conductive structures or of semiconductor device 10 or test substrate 20 during thermal cycling thereof in testing, subsequent processing, and subsequent normal operation. One area of particular concern in determining resin suitability is the substantial absence of mobile ions and, specifically, of fluoride ions. Exemplary photopolymers exhibiting these properties are believed to include, but are not limited to, the above-referenced resins from Ciba Specialty Chemical Company.

Laser 92 is then activated and scanned to direct beam 98, under control of computer 82, toward specific locations of surface 88 relative to each semiconductor device 10 to effect the aforementioned partial cure of material 86 to form a first layer 50A of each stabilizer 50. Platform 90 is then lowered into reservoir 84 and raised a distance equal to the desired thickness of another layer 130 of each stabilizer 50, and laser 92 is activated to add another layer 130 to each stabilizer 50 under construction. This sequence continues, layer by layer, until each of the layers of stabilizers 50 have been completed.

In FIG. 18, the first layer 130 of stabilizer 50 is identified by numeral 50A, and the second layer 130 is identified by numeral 50B. Likewise, the first layer 130 of base support 122 is identified by numeral 122A and the second layer 130 is identified by numeral 122B. As illustrated, both base support 122 and stabilizer 50 have only two layers 130. Stabilizers 50 with any number of layers are, however, within the scope of the present invention.

Each layer 130 of stabilizer 50 is preferably built by first defining any internal and external object boundaries of that layer 130 with laser beam 98, then hatching solid areas of stabilizer 50 located within the object boundaries with laser beam 98. An internal boundary of a layer 130 may comprise a through-hole, a void, or a recess in stabilizer 50, for example. If a particular layer 130 includes a boundary of a void in the object above or below that layer 130, then laser beam 98 is scanned in a series of closely-spaced, parallel vectors so as to develop a continuous surface, or skin, with improved strength and resolution. The time it takes to form each layer 130 depends upon its geometry, the surface tension and viscosity of material 86, and the thickness of the layer.

Alternatively, stabilizers 50 may each be formed as a partially cured outer skin extending above surface 14 of semiconductor device 10 or above surface 24 of test substrate 20 and forming a dam within which unconsolidated material 86 can be contained. This may be particularly useful where the stabilizers 50 protrude a relatively high distance 54 from surface 14, 24. In this instance, support platform 90 may be submerged so that material 86 enters the area within the dam, raised above surface level 88, and then laser beam 98 activated and scanned to at least partially cure material 86 residing within the dam or, alternatively, to merely cure a "skin" comprising the contact surface 52. While material 86 within contact surface 52 will eventually cure due to the cross-linking initiated in contact surface 52, a final cure of the material of the stabilizers 50 may be subsequently accelerated by broad-source UV radiation in a chamber, or by thermal cure in an oven. In this manner, stabilizers 50 of extremely precise dimensions may be formed of material 86 by apparatus 80 in minimal time.

Once stabilizers 50, or at least the outer skins thereof, have been fabricated, platform 90 is elevated above surface level 88 of material 86 and platform 90 is removed from apparatus 80, along with any substrate (e.g., semiconductor device 10, test substrate 20, or wafer 72 (see FIG. 16)) disposed thereon and any stereolithographically fabricated structures, such as stabilizers 50. Excess, unconsolidated material 86 (e.g., uncured liquid) may be manually removed from platform 90, from any substrate disposed on platform 90, and from stabilizers 50. Each semiconductor device 10 or test substrate 20 is removed from platform 90, such as by cutting semiconductor device 10 or test substrate 20 free of base supports 122. Alternatively, stabilizers 122 may be configured to readily release semiconductor device 10, test substrate 20, wafer 72, or another substrate. As another alternative, a solvent may be employed to release base supports 122 from platform 90. Such release and solvent materials are known in the art. See, for example, U.S. Patent No. 5,447,822 referenced above and previously incorporated herein by reference.

Stabilizers 50 and semiconductor device 10 or test substrate 20 may also be cleaned by use of known solvents that will not substantially degrade, deform, or damage stabilizers 50 or a substrate to which stabilizers 50 are secured.

10

15

20

25

30

As noted previously, stabilizers 50 may then require postcuring. Stabilizers 50 may have regions of unconsolidated material contained within a boundary or skin thereof, or material 86 may be only partially consolidated (e.g., polymerized or cured) and exhibit only a portion (typically 40% to 60%) of its fully consolidated strength. Postcuring to completely harden stabilizers 50 may be effected in another apparatus projecting UV radiation in a continuous manner over stabilizers 50 or by thermal completion of the initial, UV-initiated partial cure.

It should be noted that the height, shape, or placement of each stabilizer 50 on each specific semiconductor device 10 or test substrate 20 may vary, again responsive to output of camera 140 or one or more additional cameras 144 or 146, shown in broken lines, detecting the protrusion of unusually high (or low) conductors which will affect the desired distance 54 that stabilizers 50 will protrude from surface 14. In any case, laser 92 is again activated to at least partially cure material 86 residing on each semiconductor device 10 or test substrate 20 to form the layer or layers of each stabilizer 50.

Although FIGs. 17 and 18 illustrate the stereolithographic fabrication of stabilizers 50 on a substrate, such as a semiconductor device 10, test substrate 20 or a wafer 72 (FIG. 16) including a plurality of semiconductor devices 10 or test substrates 20, stabilizers 50 can be fabricated separately from a substrate, then secured to a substrate (e.g., semiconductor device 10, test substrate 20, or wafer 72), by known processes, such as by the use of a suitable adhesive material.

While a variety of methods may be used to fabricate stabilizers 50, the use of a stereolithographic process as exemplified above is a preferred method because a large number of stabilizers 50 may be fabricated in a short time, the stabilizer height and position are computer controlled to be extremely precise, wastage of unconsolidated material 86 is minimal, and the stereolithography method requires less handling of semiconductor devices 10, test substrates 20, or other substrates than the other viable methods indicated above.

Stereolithography is also an advantageous method of fabricating stabilizers 50 according to the present invention since stereolithography can be conducted at substantially ambient temperature, the small spot size and rapid traverse of laser beam 98

resulting in negligible thermal stress upon the semiconductor devices 10, test substrates 20, and other substrates, as well as on the features thereof.

The stereolithography fabrication process may also advantageously be conducted at the wafer level or on multiple substrates, saving fabrication time and expense. As the stereolithography method of the present invention recognizes specific semiconductor devices 10 or test substrates 20, variations between individual substrates are accommodated. Accordingly, when the stereolithography method of the present invention is employed, stabilizers 50 can be simultaneously fabricated on different types of semiconductor devices 10 or test substrates 20, as well as on both semiconductor devices 10 and test substrates 20. In addition, as shown in FIG. 5, each stabilizer 50 on each particular semiconductor device 10 or test substrate 20 may be precisely positioned to match a desired "footprint" for stabilizers 50 on the other of test substrate 20 or semiconductor device 10.

While the present invention has been disclosed in terms of certain preferred embodiments, those of ordinary skill in the art will recognize and appreciate that the invention is not so limited. Additions, deletions and modifications to the disclosed embodiments may be effected without departing from the scope of the invention as claimed herein. Similarly, features from one embodiment may be combined with those of another while remaining within the scope of the invention.

CLAIMS

What is claimed is:

- 1. A method of fabricating a semiconductor device to be assembled in a face-down orientation on a test substrate, comprising:
- providing at least one of a semiconductor device having contact pads and a test substrate having test pads; and
- disposing at least one stabilizer on a surface at least one of said semiconductor device and said test substrate in a location sufficient to at least partially stabilize an orientation of said semiconductor device upon assembly with said test substrate.
- 2. The method of claim 1, wherein said disposing said at least one stabilizer comprises disposing a plurality of stabilizers on said surface.
- 3. The method of claim 2, wherein said disposing said plurality of stabilizers comprises disposing at least one stabilizer of said plurality of stabilizers adjacent at least one corner of said surface.
- 4. The method of claim 2, wherein said disposing said plurality of stabilizers comprises disposing a first stabilizer of said plurality adjacent a first edge of said surface and disposing a second stabilizer of said plurality adjacent a second, opposite edge of said surface.
- 5. The method of claim 2, wherein said disposing said plurality of stabilizers comprises disposing a plurality of stabilizers on said surface to protrude a substantially uniform distance from said surface.
- 6. The method of claim 1, wherein said disposing said at least one stabilizer comprises fabricating said at least one stabilizer on said surface.

5

15

20

20

25

- 7. The method of claim 6, wherein said fabricating comprises fabricating said at least one stabilizer from a photopolymer.
- 8. The method of claim 7, wherein said fabricating comprises fabricating at least two superimposed, contiguous, mutually adhered layers.
 - 9. The method of claim 1, wherein said providing comprises providing at least one semiconductor die.
- 10 The method of claim 1, wherein said providing comprises providing a semiconductor wafer with a plurality of semiconductor dice.
 - 11. The method of claim 1, wherein said providing comprises providing a chip-scale package.
 - 12. The method of claim 1, wherein said providing comprises providing both said semiconductor device and said test substrate and wherein said disposing comprising disposing at least one stabilizer on a surface of each of said semiconductor device and said test substrate.
 - 13. The method of claim 1, wherein said disposing comprises adhering said at least one pre-formed stabilizer to said surface.
 - 14. The method of claim 1, further comprising, prior to said disposing, fabricating said at least one stabilizer from a photopolymer material.
 - 15. The method of claim 14, wherein said fabricating comprises fabricating at least two superimposed, contiguous, mutually adhered layers.

10

15

20

- 16. The method of claim 1, wherein said disposing said at least one stabilizer comprises applying a layer of insulative material on said surface and selectively patterning said layer.
- 17. The method of claim 1, wherein said disposing said at least one stabilizer comprises applying a layer of photoresist material on said surface and selectively patterning said layer.
 - 18. The method of claim 1, further comprising disposing at least one conductive structure in contact with at least one of said contact pads of said semiconductor device and said test pads of said test substrate.
 - 19. The method of claim 18, wherein said disposing at least one conductive structure comprises forming at least one solder bump on at least one of said contact pads of said semiconductor device and said test pads of said test substrate.
 - 20. The method of claim 18, wherein said disposing at least one conductive structure comprises applying at least one structure comprising a solder, a metal, a metal alloy, a conductor filled epoxy, a conductive epoxy, or a z-axis conductive elastomer to at least one of said contact pads of said semiconductor device and said test pads of said test substrate.
 - 21. The method of claim 18, further comprising selecting said at least one stabilizer to protrude from said surface at most a distance that said at least one conductive structure protrudes from said surface.

10

15

20

- 22. A method of fabricating a semiconductor device component, comprising: providing at least one of a semiconductor device with contact pads exposed at a surface thereof and a test substrate with test pads exposed at a surface thereof; and sequentially forming layers of at least one stabilizer on a surface of said at least one of said semiconductor device and said test substrate, said at least one stabilizer protruding from said surface and having a plurality of superimposed, contiguous, mutually adhered layers, each of said layers comprising a photopolymer, said stabilizer being located on said surface so as to at least partially stabilize an orientation of said semiconductor device upon disposal thereof face-down on said test substrate.
- 23. A method of fabricating a semiconductor device component, comprising: placing at least one of a semiconductor device with contact pads and a test substrate with test pads in a horizontal plane;
- recognizing a location and orientation of said at least one of said semiconductor device and said test substrate;
- stereolithographically fabricating at least one stabilizer comprising at least one layer of semi-solid material on a surface of said at least one of said semiconductor device and said test substrate, said at least one stabilizer being configured to at least partially stabilize an orientation of said semiconductor device upon disposal thereof face-down on said test substrate.
- 24. The method of claim 23, further comprising storing data including at least one physical parameter of said at least one of said semiconductor device and said test substrate and of said at least one stabilizer in computer memory, and using the stored data in conjunction with a machine vision system to recognize the location and orientation of said at least one of said semiconductor device and said test substrate.

10

15

20

25

- 25. The method of claim 24, further including in computer memory at least one parameter of another semiconductor device component with which each said at least one of said semiconductor device and said test substrate is to be assembled.
- 26. The method of claim 24, further comprising using the stored data, in conjunction with said machine vision system, to selectively apply said at least one layer of semi-solid material stereolithographically to at least one portion of said surface.
- 27. The method of claim 24, further including securing said at least one substrate to a carrier prior to placing said at least one substrate in said horizontal plane.
- 28. The method of claim 24, further comprising recognizing a location of at least one of said contact pads of said semiconductor device and said test pads of said test substrate.
- 29. A method of assembling a semiconductor device with a test substrate, comprising:

providing a semiconductor device having contact pads exposed at a surface thereof; selecting a test substrate having test pads on a surface thereof, said test pads being located correspondingly to at least selected ones of said contact pads;

- securing at least one stabilizer to a surface of at least one of said semiconductor device and said test substrate; and
- disposing said semiconductor device face-down on said substrate with said at least selected ones of said contact pads in communication with corresponding ones of said test pads.
- 30. The method of claim 29, further comprising disposing conductive structures between said at least selected ones of said contact pads and said corresponding ones of said test pads.

31. The method of claim 29, wherein said securing comprises securing said at least one stabilizer to a surface of at least one of said semiconductor device and said test substrate to face another surface of the other of said semiconductor device and said test substrate upon said disposing.

5

- 32. The method of claim 29, wherein said securing comprises securing at least one stabilizer to each of said semiconductor device and said test substrate.
- 33. The method of claim 29, wherein said securing comprises securing at least one pre-fabricated stabilizer to said surface.
 - 34. The method of claim 33, further comprising stereolithographically fabricating said at least one pre-fabricated stabilizer.
 - 35. The method of claim 33, wherein said securing comprises adhering said at least one pre-fabricated stabilizer to said surface.
 - 36. The method of claim 29, wherein said securing comprises fabricating said at least one stabilizer on said surface.

20

37. The method of claim 29, further comprising positioning said at least one stabilizer on said surface so as to at least partially stabilize said semiconductor device upon said disposing.

10

15

20

- 38. A semiconductor device, comprising:
 a substrate having contact pads exposed at a surface thereof, said contact pads being configured to communicate with corresponding test pads of a test substrate upon disposing said substrate face-down over said test substrate; and at least one stabilizer protruding from said surface, said at least one stabilizer being configured to at least partially stabilize an orientation of the semiconductor device upon disposal face-down over said test substrate.
- 39. The semiconductor device of claim 38, wherein said at least one stabilizer protrudes from said surface at most a distance between a plane of said surface of said substrate and a plane of a surface of said test substrate upon disposing said substrate face-down over said test substrate.
- 40. The semiconductor device of claim 39, wherein said at least one stabilizer protrudes from said surface at most distance between said plane of said surface of said substrate and said plane of said surface of said test substrate when at least one conductor connects at least one of said contact pads and a corresponding one of said test pads.
- 41. The semiconductor device of claim 38, wherein said at least one stabilizer comprises a dielectric material.
- 42. The semiconductor device of claim 38, wherein said stabilizer comprises a photopolymer.
- 43. The semiconductor device of claim 42, wherein said photopolymer is at least semisolid.
 - 44. The semiconductor device of claim 42, wherein said at least one stabilizer has a plurality of superimposed, contiguous, mutually adhered layers.

20

25

5

- 45. The semiconductor device of claim 38, wherein said at least one stabilizer is positioned to be located proximate a corner of said surface.
- 46. The semiconductor device of claim 38, wherein said at least one stabilizer is positioned to be located proximate an edge of said surface.
 - 47. The semiconductor device of claim 38, wherein said at least one stabilizer has a cross-sectional plan of one of quadrilateral, round, oval, and triangular.
- The semiconductor device of claim 38, wherein said at least one stabilizer is elongated.
 - 49. The semiconductor device of claim 38, wherein said substrate comprises a semiconductor wafer.
 - 50. The semiconductor device of claim 38, wherein said substrate comprises a semiconductor die.
 - 51. The semiconductor device of claim 38, wherein said substrate comprises a chip-scale package.
 - 52. The semiconductor device of claim 38, wherein said test substrate also includes at least one stabilizer configured to at least partially stabilize said substrate upon disposing said substrate face-down over said test substrate.
 - 53. A test substrate, comprising:
 a substrate having test pads exposed at a surface thereof, said test pads being configured
 to communicate with corresponding contact pads of a semiconductor device to be
 disposed face-down over said substrate; and

at least one stabilizer protruding from said surface, said at least one stabilizer being configured to at least partially stabilize the semiconductor device upon disposal face-down over test substrate.

5

54. The test substrate of claim 53, wherein said at least one stabilizer protrudes from said surface at most a distance between a plane of said surface of said substrate and a plane of a surface of said semiconductor device upon disposing said semiconductor device face-down over said substrate.

10

55. The test substrate of claim 54, wherein said at least one stabilizer protrudes from said surface at most distance between said plane of said surface of said substrate and said plane of said surface of said semiconductor device when at least one conductor connects at least one of said contact pads and a corresponding one of said test pads.

15

56. The test substrate of claim 53, wherein said at least one stabilizer comprises a photopolymer.

20

57. The test substrate of claim 56, wherein said photopolymer is at least semisolid.

58. The test substrate of claim 56, wherein said at least one stabilizer comprises a plurality of superimposed, contiguous, mutually adhered layers.

25

59. The test substrate of claim 53, wherein said semiconductor device has at least one stabilizer secured to a surface thereof, said at least one stabilizer configured to at least partially stabilize said semiconductor device upon disposal of said semiconductor device face-down over said substrate.

30

60. An assembly of a semiconductor device and a test substrate, comprising:

10

15

20

25

a test substrate with at least one test pad exposed at a surface thereof;
a semiconductor device with at least one contact pad exposed at a surface thereof, said
surface of said semiconductor device facing said surface of said test substrate with
said at least one contact pad in communication with said at least one test pad; and
at least one stabilizer disposed between said test substrate and said semiconductor device.

- 61. The assembly of claim 60, wherein said at least one stabilizer is secured to said surface of said test substrate.
- 62. The assembly of claim 60, wherein said at least one stabilizer is secured to said surface of said semiconductor device.
 - 63. The assembly of claim 60, comprising a plurality of stabilizers, at least one of said plurality of stabilizers being secured to said surface of said test substrate and at least one other of said plurality of stabilizers being secured to said surface of said semiconductor device.
 - 64. The assembly of claim 60, wherein said at least one stabilizer comprises a photopolymer.
 - 65. The assembly of claim 60, wherein said photopolymer is at least semisolid.
- 66. The assembly of claim 64, wherein said at least one stabilizer has a plurality of superimposed, contiguous, mutually adhered layers.
- 67. The assembly of claim 60, wherein said at least one stabilizer extends between a plane of said surface of said test substrate and a plane of said surface of said semiconductor device at most a distance between said planes of said surfaces upon

10

15

20

25

30

establishing communication between said at least one test pad and said at least one contact pad.

- 68. The assembly of claim 60, further comprising at least one conductive structure disposed between said test substrate and said semiconductor device.
- 69. The assembly of claim 60, wherein said at least one stabilizer extends between a plane of said surface of said test substrate and a plane of said surface of said semiconductor device at most a distance said at least one conductive structure extends between said planes of said surfaces.
- 70. A method for stabilizing a semiconductor device disposed face-down over a test substrate, comprising:
- securing at least one stabilizer configured to at least partially stabilize the semiconductor device to a surface of at least one of the semiconductor device and the test substrate; and
- inverting and positioning the semiconductor device over the test substrate so as to establish communication between at least one contact pad of the semiconductor device and a corresponding test pads of the test substrate.
- 71. The method of claim 70, wherein said securing comprises stereolithographically fabricating said at least one stabilizer on said surface.
- 72. The method of claim 70, wherein said securing comprises:

 forming a first layer of material in an unconsolidated state over at least a portion of said surface; and
 - selectively altering a state of said first layer in a location to which said at least one stabilizer is to be secured to at least a partially consolidated state to form a first layer of said at least one stabilizer while leaving material in other portions of said layer in said unconsolidated state.

- 73. The method of claim 72, further comprising repeating said forming and said selectively altering to fabricate a second layer of said at least one stabilizer.
- 74. The method of claim 70, further comprising disposing at least one conductive structure in contact with said at least one contact pad and said corresponding test pad.

10


15


20


ABSTRACT OF THE DISCLOSURE


Stabilizers to be disposed on a surface of a semiconductor device or test substrate and methods of fabricating and disposing the stabilizers on semiconductor devices and test substrates. Semiconductor devices and test substrates including the stabilizers are also disclosed, as well as assemblies wherein the stabilizers are disposed between a semiconductor device and a test substrate. One or more of the stabilizers are disposed on the surface of a semiconductor device or test substrate prior to bonding the semiconductor device face-down upon the test substrate. Upon assembly of the semiconductor device face-down upon a test substrate and establishing electrical communication between contact pads of the semiconductor device and test pads of the test substrate, such as with conductive structures, the stabilizers prevent the semioconductor device from tipping or tilting relative to the test substrate. The stabilizers may be preformed structures which are attached to a surface of a semiconductor device, test substrate, or both. Alternatively, the stabilizers can be fabricated on the surface of the semiconductor device, the test substrate, or both. A stereolithographic method of fabricating the stabilizers is disclosed. The stereolithographic method may include use of a machine vision system including at least one camera operably associated with a computer controlling a stereolithographic application of material so that the system may recognize the position and orientation of a semiconductor device or test substrate on which the stabilizer is to be fabricated.


N \2269\4101\pat app.wpd 5/30/00


















F1G. 6









F1G. 7











FIG. 17



DECLARATION FOR PATENT APPLICATION (WITH POWER OF ATTORNEY)

As an inventor named below or on any attached continuation page, I hereby declare that:

My residence, post office address and citizenship are as stated next to my name.

I believe that I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled STRUCTURES FOR STABILIZING SEMICONDUCTOR DEVICES RELATIVE TO TEST SUBSTRATES AND METHODS FOR FABRICATING THE STABILIZERS, the specification of which (check one):

is attached hereto.				
	ates application serial no.			
□ was filed on as PCT inter	national application no.	and was amended under PCT Article 19 on	•	
I hereby state that I have reviewed and under referred to above.	erstand the contents of the above-ide	ntified specification, including the claims, as amend-	ed by any amendment	
I acknowledge the duty to disclose to the U	S. Patent and Trademark Office all	information known to me to be material to the pater	ntability of the subject matter	
claimed in this application, as "materiality" is				
certificate or § 365(a) of any PCT international	l application(s) designating at least of fied below and on any attached conti	.19(a)-(d) or § 365(b) of any foreign application(s) for one country other than the United States of America inuation page any foreign application for patent or in ited States of America having a filing date before that	nventor's certificate or any	
Prior foreign/PCT application(s):			Priority Claimed	
(number)	(country)	(day/month/year filed)	Yes No	
(number) I hereby claim the benefit under Title 35, U	(country)	(day/month/year filed)	Yes No	
(number)	(country)	uited States application(s) or § 365(c) of PCT interna		
application is not disclosed in any such prior a dety to disclose to the U.S. Patent and Traden Regulations § 1.56 which became available be	pplication in the manner provided by park Office all information known to	ation page and, insofar as the subject matter of each y the first paragraph of Title 35, United States Code one to be material to patentability as defined in Title pplication and the national or PCT international filing	e, § 112, I acknowledge the e 37, Code of Federal	
(application serial no.)	(filing date)	(status - pending, patented o	or abandoned)	
		(status - pending, patented o	or abandoned)	
(application serial no.)	(filing date)	(status - pending, patented o	abandoned)	
(application serial no.) I hereby claim the benefit under Title 35, (provisional application no.)	United States Code, § 119(e) of any (filing date)	United States provisional application(s) listed below	r.	
T. I.				
I hereby appoint the following Registered I therewith:	Practitioners to prosecute this applica	ation and to transact all business in the Patent and Tr	rademark Office connected	
David V. Trask, Reg. No. 22,012 Joseph A. Walkowski, Reg. No. 28,765 Kent S. Burningham, Reg. No. 30,453 Brick G. Power, Reg. No. 38,581 Devin R. Jensen, Reg. No. 44,805 Samuel E. Webb, Reg. No. 44,394 Michael L. Lynch, Reg. No. 30,871	William S. Britt, Reg. No. 20, James R. Duzan, Reg. No. 28, Edgar R. Cataxinos, Reg. No. Kenneth B. Ludwig, Reg. No. Eleanor V. Goodall, Reg. No. David L. Stott, Reg. No. 34,09 Lia M. Pappas, Reg. No. 34,09	393 Allen C. Turner, Reg. No. 33,0 39,931 Stephen R. Christian, Reg. No. 42,814 Paul C. Oestreich, Reg. No. 44 35,162 Kenneth C. Booth, Reg. No. 42 37 Kerry D. Tweet, Reg. No. 45,9	041 32,687 -,983 2,342	
TR P.O	ck G. Power, telephone no. (801) 53 ASK BRITT D. BOX 2550 t Lake City, Utah 84110	32-1922.		
and further that these statements were made w	with the knowledge that willful false states Code and that such willful fals	e and that all statements made on information and be statements and the like so made are punishable by fi- se statements may jeopardize the validity of the appli	ine or imprisonment, or both	
Full name of sole inventor: Salman Akram	Salra Akan	Date June 2nd	2000	
Inventor's signature Residence: Boise, Idaho Citizenship Pakistan Post Office Address: 1463 E. Regatta				

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant:

Salman Akram

Examiner:

Unknown

Serial No.:

Not yet assigned

Group Art Unit: Attorney Docket No.: Unknown 4101US (99-0572)

Filed: Title:

STRUCTURES FOR STABILIZING SEMICONDUCTOR DEVICES RELATIVE TO TEST SUBSTRATES AND

METHODS FOR FABRICATING THE STABILIZERS

POWER OF ATTORNEY BY ASSIGNEE AND CERTIFICATE UNDER 37 CFR § 3.73(b)

Assistant Commissioner for Patents Washington, D.C. 20231

Sir:

MICRON TECHNOLOGY, INC., assignee of the entire right, title and interest by assignment from the inventor(s) in the aboveidentified application, hereby appoints the following attorneys and agents:

David V. Trask, Reg. No. 22,012 Joseph A. Walkowski, Reg. No. 28,765 Kent S. Burningham, Reg. No. 30,453 Brick G. Power, Reg. No. 38,581 Devin R. Jensen, Reg. No. 44,805 Samuel E. Webb, Reg. No. 44,394 Michael L Lynch, Reg. No. 30,871

William S. Britt, Reg. No. 20,969 James R. Duzan, Reg. No. 28,393 Edgar R. Cataxinos, Reg. No 39,931 Kenneth B. Ludwig, Reg. No. 42,814 David L. Stott, Reg. No. 43,937 Kerry D. Tweet, Reg. No. 45,959 Lia M. Pappas, Reg. No. 34,095

Laurence B Bond, Reg No. 30,549 Allen C Turner, Reg No 33,041 Stephen R Christian, Reg No. 32,687 Paul C. Oestreich, Reg. No 44,983 Kenneth C Booth, Reg. No 42,342 Eleanor V. Goodall, Reg. No 35,162

as its attorneys with full power of substitution to prosecute this application and all applications claiming filing date priority therefrom and to transact all business in the U.S. Patent and Trademark Office in connection therewith.

The above-identified assignee hereby elects, pursuant to 37 C.F.R. § 3.71, to conduct the prosecution of the above-identified patent application to the exclusion of the inventor(s).

A chain of title from the inventor(s) of the above-identified patent application to the above-identified assignee is shown:

- [] In an assignment recorded in the U.S. Patent and Trademark Office at Reel , Frame .
- [x] In an assignment filed herewith for recordation, a true copy of which is attached hereto.

The undersigned has reviewed the above-identified assignment and, to the best of his knowledge and belief, title is in the above-identified assignee.

The undersigned further avers that he is empowered to make and sign the foregoing certification on behalf of the above-identified assignee, and to take the action set forth herein on its behalf

Please direct all communications regarding the above-identified application to:

Brick G Power. TRASK BRITT P.O. Box 2550 Salt Lake City, UT 84110 Tele (801) 532-1922 Fax: (801) 531-9168

Respectfully Submitted,

MICRON TECHNOLOGY, INC.

6-6-00

Michael L. Lynch, Esq. Reg. No. 30,871

Chief Patent Counsel, MICRON TECHNOLOGY, INC

N.\2269\4101\poa.wpd